Back to Search

The Gm/Id Methodology, a Sizing Tool for Low-Voltage Analog CMOS Circuits: The Semi-Empirical and Compact Model Approaches

AUTHOR Jespers, Paul
PUBLISHER Springer (12/04/2009)
PRODUCT TYPE Hardcover (Hardcover)

Description

This book provides a comprehensive overview of design methodologies for Analog Circuits, and includes a MATLAB dedicated toolbox. The MATLAB toolbox offers the possibility of performing virtual hands-on experiments related to MOS transistor physics as well as finding currents and transistor sizes for well-known CMOS circuits. The book's objective is to suggest straightforward methodologies at the earliest possible design stage and find currents and sizes very close to optimality. The methodology takes advantage of compact MOS models while following classical design procedures. This is also the first 'book' to present the gm/ID synthesis methodology to which an increasing number of papers refer. Finally, the users' guide, described in the annex, should enable the reader to run their own tests.

Show More
Product Format
Product Details
ISBN-13: 9780387471006
ISBN-10: 0387471006
Binding: Hardback or Cased Book (Unsewn / Adhesive Bound)
Content Language: English
More Product Details
Page Count: 171
Carton Quantity: 34
Product Dimensions: 6.14 x 0.50 x 9.21 inches
Weight: 0.97 pound(s)
Feature Codes: Bibliography, Index, Table of Contents, Illustrated
Country of Origin: NL
Subject Information
BISAC Categories
Technology & Engineering | Electronics - Circuits - Integrated
Technology & Engineering | Electronics - Semiconductors
Technology & Engineering | Electronics - Microelectronics
Dewey Decimal: 004.1
Library of Congress Control Number: 2009940107
Descriptions, Reviews, Etc.
jacket back

How to determine transistor sizes and currents when the supply voltages of analog CMOS circuits do not exceed 1.2V and transistors operate in weak, moderate or strong inversion? The gm/ID methodology offers a solution provided a reference transconductance over drain current ratio is available. The reference may be the result of measurements carried out on real physical transistors or advanced models. The reference may also take advantage of a compact model. In The gm/ID Methodology, a Sizing Tool for Low-Voltage Analog CMOS Circuits, we compare the semi-empirical to the compact model approach. Small numbers of parameters make the compact model attractive for the model paves the way towards analytic expressions unaffordable otherwise. The E.K.V model is a good candidate, but when it comes to short channel devices, compact models are either inaccurate or loose straightforwardness. Because sizing requires basically a reliable large signal representation of MOS transistors, we investigate the potential of the E.K.V model when its parameters are supposed to be bias dependent. The model-driven and semi-empirical methods are compared considering the Intrinsic Gain Stage and a few more complex circuits. A series of MATLAB files found on extras-springer.com allow redoing the tests.

Show More
publisher marketing

This book provides a comprehensive overview of design methodologies for Analog Circuits, and includes a MATLAB dedicated toolbox. The MATLAB toolbox offers the possibility of performing virtual hands-on experiments related to MOS transistor physics as well as finding currents and transistor sizes for well-known CMOS circuits. The book's objective is to suggest straightforward methodologies at the earliest possible design stage and find currents and sizes very close to optimality. The methodology takes advantage of compact MOS models while following classical design procedures. This is also the first 'book' to present the gm/ID synthesis methodology to which an increasing number of papers refer. Finally, the users' guide, described in the annex, should enable the reader to run their own tests.

Show More
List Price $139.99
Your Price  $138.59
Hardcover